

**LEARNING MATERIAL OF**  
**DIGITAL ELECTRONICS & MICROPROCESSOR**  
**PREPARED BY – ER. BISWARANJAN JENA**  
**&**  
**ER. SASWATI SANGHAMITRA PRADHAN**

# Basics of Digital Electronics:-

## Number System

- ① Decimal Number System.
- ② Binary Number System.
- ③ Octal Number System.
- ④ Hexadecimal Number System.

### ① Decimal Number System:-

↳ means 10. so this system has 10 distinct digits or symbols

i.e 0 1 2 3 4 5 6 7 8 9.

Ex:-  $(7639)_{10}$  → Base  $(346.71)_{10}$

→ In decimal number system the base is 10.

$$(7639)_{10} = 7 \times 1000 + 6 \times 100 + 3 \times 10 + 9.$$

$$= 7 \times 10^3 + 6 \times 10^2 + 3 \times 10^1 + 9 \times 10^0$$

Positional weight of the decimal number system.

In general any number in decimal number system can be written as,

$$N = a_n \times 10^n + a_{n-1} \times 10^{n-1} + \dots + a_2 \times 10^2 + a_1 \times 10^1 + a_0 \times 10^0 + a_{-1} \times 10^{-1} + \dots + a_{-m} \times 10^{-m}$$

$$(346.71)_{10} = 3 \times 100 + 4 \times 10 + 6 \times 1 + 7 \times 10^{-1} + 1 \times 10^{-2}$$

- The power raised to 10 depends on the position of coefficient.
- The positional power raised to 10, which is known as the radix or base of this decimal number system.

General form of any number system can be written as,

$$N = a_n \times (r)^n + a_{n-1} \times (r)^{n-1} + \dots + a_1 \times (r)^1 + a_0 \times (r)^0 + a_{-1} \times (r)^{-1} + a_{-2} \times (r)^{-2} + \dots + a_{-m} \times (r)^{-m}$$

$r \rightarrow$  Radix of the number system.

The weighted coefficient are  $a_n$  to  $a_{-m}$ .



ing of the Binary Number:-  
Digital Number      Binary Number

0	0
1	1
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111
16	10000
17	10001
18	10010
19	10011
20	10100
21	10101

e.g :-  $\begin{matrix} 4 & 3 & 2 & 1 & 0 & \longrightarrow & \text{position of bits.} \\ \uparrow & \uparrow & \uparrow & \uparrow & \uparrow & & \\ (10110)_2 \end{matrix}$

MSB  $\longleftarrow$   $(10110)_2$   $\longrightarrow$  LSB

$$= 1 \times 2^4 + 1 \times 2^2 + 1 \times 2^1$$

$$= 16 + 4 + 2 = (22)_{10}$$

$\rightarrow$  It is very essential to show the suffix to the numbers which indicates the base of the number system.

Q) find the decimal equivalent of the binary number  $(11011001.0101)_2$ .

Sol<sup>n</sup> :-  $\begin{matrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 & -2 & -3 & -4 \\ (11011001.0101)_2 \end{matrix}$

$$\Rightarrow 1 \times 2^7 + 1 \times 2^6 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^0$$

$$+ 1 \times 2^{-2} + 1 \times 2^{-4}$$

$$\Rightarrow 128 + 64 + 16 + 8 + 1 + \frac{1}{4} + \frac{1}{16}$$

$$\Rightarrow (217.3125)_{10}$$

Practice Question :-

①  $(11)_2$  , ②  $(101)_2$  , ③  $(010)_2$

④  $(10011)_2$  , ⑤  $(1010)_2$

⑥  $(1010.11)_2$  , ⑦  $(1011.01)_2$  , ⑧  $(111.11)_2$

## Octal number system :-

The base or radix of the octal number system is 8. (Octal means 8).

→ Digits or elements will be,

0 1 2 3 4 5 6 7.

Decimal

Octal

0

0

1

1

2

2

3

3

4

4

5

5

6

6

7

7

8

10

9

11

10

12

11

13

12

14

13

15

14

16


15

17

16


20

Ex 9 :-  $(246)_8$  ✓



Due to the presence of '8'. This is not an octal number system.

$(736)_8$  ✓



not an octal number.

Q:- The decimal equivalent of octal number is \_\_\_\_\_

Ans:-  $(24)_8 = 2 \times 8^1 + 4 \times 8^0$   
 $= 16 + 4 = (20)_{10}$

Q)  $(7126.45)_8 = (?)_{10}$

Soln:-  $(7126.45)_8 = 7 \times 8^3 + 1 \times 8^2 + 2 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1} + 5 \times 8^{-2}$   
 $= 512 \times 7 + 64 \times 1 + 16 + 6 + 4 \times 0.125 + 5 \times 0.0156$   
 $= 3584 + 64 + 16 + 6 + 0.5 + 0.078$   
 $= (3670.578)_{10}$

Practice:-

(i)  $(37)_8$  (ii)  $(311)_8$  (iii)  $(125.7)_8$

(iv)  $(100.21)_8$  (v)  $(217.31)_8$



## Hexadecimal Number System :-

- In this system the radix or base is '16'
- It consists of 16 distinct symbol or element.

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
										↓	↓	↓	↓	↓	↓
										10	11	12	13	14	15

Decimal Number System

Hexadecimal number System

0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	A
11	B
12	C
13	D
14	E
15	F
16	10
17	11
18	12

e.g :-  $(ABC)_{16}$  ,  $(123)_{16}$  ,  $(12A)_{16}$

$(943)_{16}$

fractional :-  $(AB1.CD)_{16}$  ,  $(123.A)_{16}$

→ Decimal Equivalent of Hexadecimal number,

$$\begin{aligned} (ABC)_{16} &= A \times 16^2 + B \times 16^1 + C \times 16^0 \\ &= 10 \times 16^2 + 11 \times 16^1 + 12 \times 16^0 \\ &= 2560 + 176 + 12 \\ &= (2748)_{10} \end{aligned}$$

e.g :-  $(A0F9.0EB)_{16} = 10 \times 16^3 + (0 \times 16^2) + (15 \times 16^1) + (9 \times 16^0) + (0 \times 16^{-1}) + (14 \times 16^{-2}) + (11 \times 16^{-3}) = (41209.0572)_{10}$

Convention of Number System :-

- Binary → Decimal
- Octal → Decimal
- Hexadecimal → Decimal

- Decimal → Binary
- Decimal → Octal
- Decimal → Hexadecimal

positional weight method

Long Division method

- Binary to Octal → Octal to Binary
- Binary to Hexadecimal → Octal to Hexadecimal
- Hexa to Binary
- Hexa to Octal

conversion  
Decimal  $\rightarrow$  Binary <sup>Integer</sup>

Q)  $(35)_{10} = (?)_2$

A) 
$$\begin{array}{r|l} 2 & 35 \\ \hline 2 & 17 \text{ --- } 1 \uparrow \\ \hline 2 & 8 \text{ --- } 1 \\ \hline 2 & 4 \text{ --- } 0 \\ \hline 2 & 2 \text{ --- } 0 \\ \hline 2 & 1 \text{ --- } 1 \\ \hline & 0 \end{array}$$

$(35)_{10} = (10011)_2$

Q:-  $(127)_{10} = (?)_2$

Ans :-  $(1111111)_2$

Decimal  $\rightarrow$  Octal :-

(i)  $(567)_{10}$       (ii)  $(1276)_{10}$

Q)  $(567)_{10} = (?)_8$

Ans) 
$$\begin{array}{r|l} 8 & 567 \\ \hline 8 & 70 \text{ --- } 7 \uparrow \\ \hline 8 & 8 \text{ --- } 6 \\ \hline 8 & 1 \text{ --- } 0 \\ \hline & 0 \text{ --- } 1 \end{array}$$

$(567)_{10} = (1067)_8$

$$(ii) (1276)_{10} = (?)_8$$

Ans:-

8	1276		
8	159	→	4
8	19	→	2
8	2	→	3
8	0	→	2

$$(1276)_{10} = (2374)_2$$

Decimal to Hexadecimal :-

eg:-  $(2598.675)_{10}$

<u>Ans:-</u> 16	2598		
16	162	→	6
16	10	→	A
	0	→	0

0.675 × 16 =	10.8
0.8 × 16 =	12.8
0.8 × 16 =	12.8
0.8 × 16 =	12.8

$$(A26.000)_{16}$$

## Application :-

- Since the base of octal number system is  $8 = 2^3$ , so every 3-bit group of binary can be represented by an octal digit.
- An octal number is thus  $\frac{1}{3}$ rd the length of the corresponding binary number.
- In computer work binary numbers with up to 64-bits are not uncommon.
- These binary numbers do not always represent a numerical quantity, they often represent some type of code which conveys non-numerical information.

A binary number might represent


- (a) the actual numerical data.
- (b) the number corresponding to a location (address) in memory.
- (c) an instruction code.
- (d) a code expressing alphabetic & other non-numerical other non numerical character.

(\*) a group of bits representing the status of devices internal or external to devices.

- We use octal only for the convenience of the operators of the system.
- The digital circuit and systems work strictly in binary.
- A 4-bit group is called nibble.
- Since computer words come in 8 bit, 16 bit, 32-bit and so on, that is, multiples of 4-bits, they can be easily represented in hexadecimal.
- Hexadecimal system is particularly useful for human communications with computer.

Hexadecimal :-


- Since the base is  $16 = 2^4$ , every 4 binary digit combination can be represented by one hexadecimal digit.



43

74

12 33 · 202



$$0.202 \times 8 = 1.616$$


$$0.616 \times 8 = 4.928$$

$$0.928 \times 8 = 7.424$$

$$3.392$$

$$3.136$$

# BINARY CODES



e.g :- 8421

X5-3

Gray-code


BCD-code

- 8421
- 2421
- 5211

↳ Represents the letters of the alphabet & numeric i.e. decimal digits numbers as a sequence of 0s & 1s.

e.g :- EBCDIC

ASCII





## Positively-weighted codes:-

Positively-weighted codes are those in which all the weights assigned to the binary digits are positive.

→ There are only 17 positively weighted codes.

→ In every +vely weighted code, the first weight must be 1, 2nd weight must be either 1 or 2, and the sum of the weights must be equal to or greater than '9'.

e.g:- 8421, 2421, 5211, 3321, 4311.

## Negatively weighted codes:-

Here <sup>some of</sup> the weights assigned to the binary digits are negative.

e.g:- 642-3, 631-1, 84-2-1, 74-2-1

## Error Detecting and Error Correcting codes:-

→ The codes which allow only error detection are called error detecting codes.

e.g:- shift counter code  
2 out-of-5, 63210 codes

} Error detecting codes

## Error correcting codes:-

Codes which allow error detection as well as error correction are called error correcting codes.

e.g.:- Hamming codes

## Sequential codes:-

A sequential code is one, in which each succeeding code word is one binary number greater than its preceding code word. Such a code facilitates mathematical manipulation of data. ~~The~~

e.g.:- 8421, XS-3 are sequential.

5211, 2421 and 542-3 are non-sequential.

## Self complementing codes:-

For a code to be self-complementing the sum of all its weights must be 9.

e.g.:- 2421, 5211, 3321, 4311

↳ Self complementing positively weighted codes.

→ There are 13 negatively-weighted self-complementing codes.

## Cyclic Codes :-

cyclic codes are those in which each successive code word differs from the preceding code in only one bit position.

They are also called unit distance codes.

→ Advantage :- They minimize transitional errors or flashing.

→ Gray code is a cyclic code.

## Reflective Codes :-

A reflective code is a binary <sup>code</sup> number in which the  $n$ ' least significant bits for code words  $2^{\text{nd}}$  through  $2^{n+1}-1$  are the mirror image of those for '0' through  $2^0-1$ . The gray code is a reflective code.

## 1's Complement Representation :-

The 1's complement of a binary number is obtained by converting each 0 bit of the binary number to a 1, and each 1 bit by a '0'.

Q :- find the 1's complement of the binary number 1011101 is ?

Ans :-  $1011101 \xrightarrow{1's} 0100010$

## 2's Complement Representation :-

The 2's complement of a binary number is obtained by taking 1's complement of the number and adding '1' to the least significant bit position.


Q :- find the 2's complement of  $(25)_{10} = (11001)_2$  is given

Ans :- 
$$\begin{array}{r} 11001 \xrightarrow{1's} 00110 \\ \text{complement} \quad + \quad 1 \\ \hline 00111 \end{array}$$

The 2's complement of  $(11001)_2$  is  $(00111)_2$

Other method :-

The another method of obtaining the 2's complement of a binary number is to scan the number from Right to Left and complement all bits appearing after the 1st scan of a '1'.






e.g. :-

$(42)_{10} = (101010)_2 \xrightarrow{\text{2's complement}} 010110$   
 ↑  
 1st one

$-7 \rightarrow \underline{1111} \xrightarrow{\text{2's}} 1000 \quad \xrightarrow{\text{2's}} 1001$

54



15  
2

41209 .0572

16 | 41209  
 16 | 2575 — 9  
 16 | 160 — 15 (E)  
 16 | 10 — 10 (A)  
 0

16 | 41209 / 2575  
 32  
 92  
 80  
 120  
 112  
 89  
 80  
 9

0572 x 16 =

16 | 2575 ) 159  
 16  
 97  
~~90~~  
~~15~~  
 0  
 1525  
 15

(AEC2)  
 ↓  
 (001010 1110 1100 0010)  
 ↓ ↓ ↓ ↓ ↓ ↓  
 (1 2 7 3 0 2)  
 8

(DFDF:AAE)  
 ↓  
 001101 1111 0010 1111 1010 1010 1110  
 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓  
 1 5 7 4 5 7 5 2 5 6

## Representation of Signed Number using 2's (or 1's) Complement method.

(1) If the number is positive, the magnitude is represented in it's true binary form and a sign bit '0' is placed in front of the MSB.

(2) If the number is negative, the magnitude is presented in it's 2's (or 1's) complement form and a sign bit 1 is placed in front of the MSB.

→ The 2's (or 1's) complement operation on a signed number will change positive number to a negative number and vice versa.

→ The conversion of complement to true binary is the same as the process used to convert true binary to complement.

e.g.  $+51 = \boxed{0 \mid 110011}$   
                 ↓          ↘  
                 sign bit magnitude

$-51 = \boxed{1 \mid 110011}$

$-51 = \boxed{1 \mid 001101}$

(2's complement)  
form.

2	51	
2	25	- 1
2	12	- 1
2	6	- 0
2	3	- 0
2	1	- 1
	0	- 1

$-51 = \boxed{1 \mid 00 \ 1100}$   
 (1's complement form)


↓ Sign bit      ↓ Magnitude

Q: Each of the following numbers is a signed binary number. Determine the decimal value in each case. If they are in,

- (i) Sign-magnitude form.
- (ii) 2's complement form.
- (iii) 1's " " "

Ans: (a) 01101 (b) 010111 (c) 10111  
 (d) 1101010.

Given Number	Signed-mag. form	2's	1's
01101	+13	+13	+13
010111	+23	+23	+23
10111	-7	-9	-8
1101010	-42	-22	-21





To Subtract using 2's (or 1's) complement method :-

① To subtract using 2's complement method represent both the subtrahend and the minuend by the same number of bits.

② Take the 2's complement of the subtrahend including the sign bit. Keep the minuend in its original form and add the 2's (or 1's) complement of the subtrahend to it.

→ When the sign bit is a '0', the remaining bit represent magnitude

When the sign bit is '1', the remaining bits represent 2's or 1's complement of the number.

→ The polarity of the signed number can be changed simply by performing the complement on the complete number.

Methods of obtaining the 2's complement of a number:-

- ① By obtaining 1's complement of the given number (by changing all 0s to 1s and 1s to 0s) and then adding 1.
- ② By subtracting the given n-bit number  $N$  from  $2^n$ .
- ③ Starting at the LSB, copying down each bit up to and including the first 1 bit encountered and complementing the remaining bits.

Q.1) Express -45 in 8-bit 2's complement form.

Ans! -  $(00101)_{2} = 45_{10}$

~~$+45 = 00010101$~~

$+45_{10} = (01101)_{2}$

$+45 = 00001101$

2	45	
2	22	1
2	11	0
2	5	1
2	2	01
2	1	01
	0	

↑

## 2's Complement Arithmetic :-

The 2's complement system is used to represent negative numbers using modulus arithmetic.

→ The word length of a computer is fixed.

That means, if a 4-bit number is added to another 4-bit number the result will be only of 4 bits. Carry if any from the fourth bit will overflow. This is called the modulus arithmetic.

$$\begin{array}{r} \text{e.g. :- } 1100 \\ + 1111 \\ \hline \text{1011} \quad \text{Ans} \end{array}$$

Q) Subtract 14 from 46 using 8-bit 2's complemented arithmetic.

$$\begin{array}{r} \text{Ans :- } +14 = 00001110 \\ -14 = 11110001 \text{ (1's)} \\ -14 = 11110010 \text{ (2's)} \\ +46 = 00101110 \\ -14 = 11110010 \text{ (2's complement} \\ \hline \text{10010000 form of 14 is} \\ \text{-14)} \end{array}$$

Ignore the carry.

Q.2) Subtract 2 from 5 using 4-bit

2's complement arithmetic

Ans:-  
 $+5 = 0101$   
 $+2 = 0010$   
 $-2 = 1101$  (1's)  
 $-2 = 1110$  (2's)

$$\begin{array}{r} +5 = 0101 \\ -2 = 1110 \\ \hline 10011 \end{array} = (+3) \text{ Ans}$$
  
 ignore

Q.3) Subtract -2 from 5 using 4 bit  
 2's complement arithmetic

Ans:-  
 $+5 = 0101$   
 $-2 = 1010$   
 $+2 = 0101$  (1's)  
 $+2 = 0110$  (2's)

$-2 = 10$   
 $-2 = 110$   
 $-2 = 0110$   
 $+2 = 1001$   
 $\hline 1010$

$$\begin{array}{r} 5 \\ -2 \\ \hline 7 \end{array}$$

$5 - (-2) = (+7)$   

$$\begin{array}{r} 0101 \\ 0110 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} 0101 \\ 0110 \\ \hline 1010 \\ 1111 \end{array}$$

$-2 = 1110$  (2's complement)  
 $+2 = 0001$

$\Rightarrow (-7)$   

$$\begin{array}{r} 0101 \\ 0110 \\ \hline 1011 \end{array}$$

Q.4 Add -75 to +26 using 8-bit 2's complement arithmetic.

Ans:- ~~+75~~  
 $-75 + 26 = -49$

$$+75 = 01001011$$
$$-75 = \underline{10110101} \text{ (2's)}$$

$$+26 = 00011010$$
$$-75 = \underline{10110101}$$

---

$$\textcircled{1}1001111$$

No carry

$$\begin{array}{r} + 15 \\ \underline{128} \\ 143 \end{array}$$

magnitude of 2's complement form is  
 $= 01001111$

$$\begin{array}{r} 32 \\ 16 \\ \underline{-49} \end{array}$$

$$\begin{array}{r} \downarrow \\ 0110000 \\ + \quad \quad \quad 1 \\ \hline 110001 \end{array}$$

2	75
2	37
2	18
2	9
2	4
2	2
2	1
	0

with you



# Logic Gates

- ① AND
  - ② OR
  - ③ NOT
  - ④ NOT (INVERTER)
  - ⑤ NAND
  - ⑥ NOR
  - ⑦ XOR
  - ⑧ XNOR
  - ⑨ Buffer gate
- } Basic Gates.
- } universal gate

→ The IC 7408 contains 4 i/p AND gates symbol

## ① AND Gate :-

Truth Table	i/p		o/p
	A	B	Y
2 i/p	0	0	0
	0	1	0
	1	0	0
3 i/p	1	1	1



AND operation in Boolean algebra is similar to multiplication in ordinary algebra

## ② OR gate :-


T.T

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1


2 input

How many combination?


$$2^n = 2^2 = 4 \text{ combinations}$$



Symbol of the logic gate



NOT :-




T.T

A	Y
0	1
1	0

$$Y = \bar{A}$$

→ The NOT operation in boolean algebra is nothing but complementation or inversion.


NAND :-



Truth Table

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR :-



Truth Table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


→ All the gates can be designed using the NAND & NOR gate. So this is called Universal gate.

XOR Gates :-




Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



$$A \oplus B = \bar{A} \cdot B + A \bar{B}$$

XNOR Gates :-



Truth Table :-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



① Logic gates are the fundamental building block of digital systems.

### AND


- The IC 7408 contains four 1/p AND gates.
- The IC 7411 contains 3-i/p AND gates.
- IC 7421 contains 4-i/p AND gates.

What is logic gates?

Ans:- Logic gates are electronic circuit because they are made up of a number of electronic devices and components.

- They are usually embedded in a large scale integrated circuit (LSI).
- Very large scale integrated circuit (VLSI) along with a large number of other devices.
- Each gate is dedicated to a specific logic operation.
- Logic gates are also constructed in (a) SSI (b) ~~SSI~~ MSI (c) VLSI.

Logic levels



→ Voltage levels represents Logic 1 and Logic 0.

→ +ve logic → 0V → logic 0  
15V → logic 1

→ -ve logic → Lower of the two voltages represents the Logic 1

→ Higher of the two voltages represents the logic 0.

OR :- IC - 7432 contains four two-1/p OR gates.

NOT :- IC 7404 contains six inverters.

## Universal Gate (NOR, NAND):-

→ <sup>Using</sup> ~~Both~~ NAND and NOR gates we can perform all the three basic logic function.

### NAND



→ IC - 7400 contains 4 two-i/p NAND gates.

IC - 7410 contains 3 three-i/p NAND gates.

IC - 7420 contains 2 four-i/p NAND gates.

IC - 7430 " 1, 8-i/p NAND gate.

### NOR Gates :-

NOR means NOT + OR

→ The o/p is '1' high when both the i/ps are low (0). If any of the i/p is high the o/p is zero.

→ For 3 i/p case also if all the i/ps are '0' low then the o/p is high. otherwise the o/p is zero.

→ The IC - 7402 contains four two i/p NOR gates.

→ The IC - 7427 contains three 3-i/p NOR gate.

→ IC 7425 contains two 4-i/p NOR gates.

### XOR gate:-

O/p is logic-1 state when one and only one of its two i/ps assumes a logic-1 state. When both the i/ps are logic-0 or both the i/ps logic-1 state the o/p assumes logic-0 state.

→ Since an X-OR gate produces an o/p-1 only when the i/ps are not equal, it is called as anti-coincidence gate or inequality detector.

→ Three or more variable X-OR gates do not exist.

→ TTL IC - 7486 contains 4 X-OR gates.

→ IC - 74C86 " 4 XOR gates.  
↓  
CMOS

→ High Speed CMOS IC 74HC86 contains 4-XOR gates

## X-NOR :-

→ In equality detector.

→ coincidence gate.

→ IC 74LS266

IC 74C266

IC 74HC266 contains four each

X-NOR gates.


→ Realize AND, OR, NOT operations using NAND & NOR gates :-

## AND :-

Q) Design a ~~AND~~ NOT gate using NAND

gate?

Ans:-



## Boolean Algebra

### AND Law

$$A \cdot 0 = 0 \text{ (Null Law)}$$

$$A \cdot 1 = A \text{ (Identity Law)}$$

$$A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

### OR Law

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + A = A$$

$$A + \bar{A} = 1$$

### Commutative Law :-

Law-1

$$A + B = B + A, \quad A + B + C = B + C + A = C + A + B = B + A + C$$

Law-2

$$A \cdot B = B \cdot A, \quad A \cdot B \cdot C = B \cdot C \cdot A = C \cdot A \cdot B = B \cdot A \cdot C$$

### Associative Law :-

The associative laws allows grouping of the variables. There are two associative law.

Law-1  $(A + B) + C = A + (B + C)$

Law-2  $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

$$A \cdot (B \cdot C \cdot D) = (A \cdot B \cdot C) \cdot D = (A \cdot B) \cdot (C \cdot D)$$

### Distributive Law :-

Law-1:  $A \cdot (B + C) = A \cdot B + A \cdot C$

The distributive laws allows factorising or multiplying or multiplying out of expressions.

$$ABC(D+E) = ABCD + ABCE$$

$$AB(CD+EF) = ABCD + AB EF$$

$$A(B+C) = AB + AC$$

Law-2 :-

$$A+BC = (A+B)(A+C)$$

Redundant Literal Rule (RLR) :-

$$\text{Law-1} : A + \bar{A}B = A + B$$

$$\text{Law-2} :- A(\bar{A}+B) = AB$$

Idempotence laws :-

$$\text{Law-1} :- A \cdot A = A$$

$$\text{Law-2} : A + A = A$$

Absorption laws :-

$$\text{Law-1} : A + A \cdot B = A$$

$$\text{Law-2} : A(A+B) = A$$

$$\rightarrow A + A \cdot \text{any term} = A$$

$$\rightarrow A(A + \text{Any term}) = A$$

Indu

Theo

Theo

This

of

ex

Trans

Theo

Demo

Law

Law

1.

2.

3.

4.

## Induced factor Theorem :-

$$\text{Theorem 1: } AB + \bar{A}C + BC = AB + \bar{A}C$$

$$\text{Theorem 2: } A(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$$

This theorem can be extended to any number of variables.

$$\text{eg :- } (A+B)(\bar{A}+C)(B+C+D) = (A+B)(\bar{A}+C)$$

## Transposition Theorem :-

$$\text{Theorem :- } AB + \bar{A}C = (A+C)(\bar{A}+B)$$

## Demorgan's Theorem :-

$$\text{Law -1: } \overline{A+B} = \bar{A}\bar{B}$$

$$\overline{A+B+C+D+\dots} = \bar{A}\bar{B}\bar{C}\bar{D}\dots$$

$$\text{Law -2: } \overline{AB} = \bar{A} + \bar{B}$$

$$\overline{ABCD\dots} = \bar{A} + \bar{B} + \bar{C} + \bar{D} + \dots$$

1. Complement the entire given function
2. Change all the ANDs to ORs and all the ORs to ANDs.
3. Complement each of the individual variables
4. Change all 0s to 1's and 1's to 0's.



The procedure is called demorganisation or complementation of switching expressions.

$$f(A, B, C, \dots, 0, 1, +, \cdot) = f(\bar{A}, \bar{B}, \bar{C}, \dots, 1, 0, \cdot, +)$$

Shannon's Expansion Theorem :-

$$f(A, B, C, \dots) = A \cdot f(1, B, C, \dots) + \bar{A} f(0, B, C, \dots)$$

$$f(A, B, C, \dots) = [A + f(0, B, C, \dots)] + [\bar{A} + f(1, B, C, \dots)]$$

Q) Demorganize  $f = \overline{(A+B)(C+D)}$

Q)  $f = \overline{AB(CD+EF)(\bar{A}B + \bar{C}D)}$

Q) Reduce the expression

$$f = \overline{AB + \bar{A} + AB}$$

Q) Reduce the expression

$$f = A[B + \bar{C}(\bar{A}B + A\bar{C})]$$

## Boolean functions and their representation:-

(1) SOP (Sum of products) form.

(2) POS (Product of Sum) form.

(3) Truth Table form.

(4) Standard sum-of-products form.

(5) Standard product-of-Sum form.

(6) Venn diagram form.

(7) Octal Designation.

(8) Karnaugh map.

(1) SOP :-

$$f(A, B, C) = \bar{A}B + \bar{B}C$$

(2) POS :-

$$f(A, B, C) = (\bar{A} + \bar{B})(B + C)$$

Canonical sum of product form,

$$\begin{aligned} f(A, B, C) &= \bar{A}B + \bar{B}C \\ &= \bar{A}B(C + \bar{C}) + \bar{B}C(A + \bar{A}) \end{aligned}$$

→ The product term which contains all the variables of the function either in complemented or uncomplemented form is called a minterm.

→ The minterms are often denoted as  $m_0, m_1, m_2$

$$f(A, B, C)$$

for a 3-variable function  $m_0 = \overline{A}\overline{B}\overline{C}$

$$m_1 = \overline{A}B\overline{C}$$

$$m_2 = \overline{A}BC$$

$$m_3 = A\overline{B}\overline{C}$$

$$m_4 = A\overline{B}C$$

$$m_5 = AB\overline{C}$$

$$m_6 = ABC$$

$$m_7 = \overline{A}BC$$

$$\text{e.g. } f(A, B, C) = m_1 + m_2 + m_3 + m_5$$

→ These are the decimal codes of the function for which minterm for which  $f=1$ .

$$f(A, B, C) = \sum m(1, 2, 3, 5)$$

where  $\sum m$  represents the sum of all the minterm whose decimal codes are given in the parenthesis.

\* → It is also called as Expanded ~~sum~~ product of sums form or Canonical Products of sum form.

→ This is derived by considering the combinations for which  $f=0$ .

→ Each term is a sum of all variables

→ A variable appears in uncomplemented form if it has a value of 0 in the combination and appears in complemented

form if it has a value of 1 in the combination

$$(\bar{A} + B + C)$$

$$\bar{A} = 0$$

$$A = 1$$

$$B = 0$$

$$C = 0$$

$$f(A, B, C) = (\bar{A} + \bar{B})(A + B)$$

$$f(A, B, C) = (\bar{A} + \bar{B} + C)(A + B + \bar{C})$$

$$= (\bar{A} + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C})(A + B + C)(A + B + \bar{C})$$

The sum term which contains each of 'n' variables in either complemented or uncomplemented form is called maxterm.

→ The product of maxterm corresponding to the row for which  $f = 0$ .

This is standard or canonical SOP form.

→ Maxterm represented as  $M_0, M_1, M_2, M_3, \dots$

$$f(A, B, C) = M_0 \cdot M_4 \cdot M_6 \cdot M_7$$

$$f(A, B, C) = \prod M(0, 4, 6, 7)$$

$\prod$  represents the product of all maxterms whose decimal code is given within the parenthesis.

$$f(A, B, C) = (\bar{A} + \bar{B} + C) (\bar{A} + \bar{B} + \bar{C}) (A + B + C) (A + B + \bar{C})$$

$$M_0 = (\bar{A} + \bar{B} + \bar{C}) = 0$$

$$M_4 = (\bar{A} + \bar{B} + C) = 0$$

$$0 + 0 + 0 = 0$$

$$A = 0$$

$$B = 1$$

$$C = 1$$

$$M_0 = \frac{0}{A} \frac{0}{B} \quad m_1 = \frac{0}{A} \frac{1}{B}$$

$$M_0 = (A + B) \quad M_1 = A + \bar{B}$$

$$A = 0, B = 0$$

$$0 + 1$$

K-map (POS) :-

$$f = \prod M(4, 6, 11, 14, 15)$$

		CD			
		00	01	11	10
AB	00				
	01	0			0
	11		0	0	
	10		0		0


$$\bar{A} \bar{B} \bar{D} + A \bar{C} \bar{D} + B \bar{C} \bar{D}$$

Design full adder using two half adder and OR gate & write truth table.

Full Adder :-

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = A(B \oplus C) + (A \oplus B)C + AB$$



Operation of multiplexur :- (Data Selector)

- multiplexur means sharing.
- 2 types of multiplexing:
  - ① time multiplexing
  - ② frequency multiplexing

Def<sup>n</sup> :- A multiplexer (MUX) or data selector is a logic circuit that accepts several data inputs and allows only one of them

at a time to get through to the o/p.


→ The routing of the desired data i/p to the o/p is controlled by selector i/p (Sometimes referred to as Address i/p).

→ MUX acts like a digitally controlled multiposition switch.

① 2 i/p mux (2:1 mux)

② 4 i/p mux (4:1 mux)

2:1 (mux)




Truth Table

i/p	S	Y
I <sub>0</sub>	0	I <sub>0</sub>
I <sub>1</sub>	1	I <sub>1</sub>


Expression

$$Y = \bar{S}I_0 + SI_1$$

→ Logic Diagram design:-



(ii) 4:1 MUX :-



<u>i/p</u>	$S_1$	$S_0$	$Y$
$I_0$	0	0	$I_0$
$I_1$	0	1	$I_1$
$I_2$	1	0	$I_2$
$I_3$	1	1	$I_3$

T.T

$I_0$	$I_1$	$I_2$	$I_3$	$\bar{S}_1$	$S_0$	$Y$
1	x	x	x	0	0	$I_0$
x	1	x	x	0	1	$I_1$
x	x	1	x	1	0	$I_2$
x	x	x	1	1	1	$I_3$

$$Y = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$


Logic Design :-




# Demultiplexer (DEMUX): (Data Distributors)

Def<sup>n</sup>:- It takes a single i/p and distributes it over several outputs.


→ Demux is a  $1:N(2^n)$  device.



- ① 1:2 DEMUX
- ② 1:4 Demux
- ③ 1:8 Demux



1:2 DEMUX :-




Truth Table

I	S	Y <sub>0</sub>	Y <sub>1</sub>
↓	0	I	X
↓	1	X	I

$$Y_0 = I \bar{S}$$

$$Y_1 = I S$$

# 1 to 4 Demux :-




$$Y_0 = \overline{S_1} \overline{S_0} I$$

$$Y_1 = \overline{S_1} S_0 I$$

$$Y_2 = S_1 \overline{S_0} I$$

$$Y_3 = S_1 S_0 I$$

I	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
↓	0	0	I	x	x	x
	0	1	x	I	x	x
	1	0	x	x	I	x
	1	1	x	x	x	I



Logic Diagram.

# Electrical Engineering Material

1. Conducting materials
2. Semiconducting materials.
3. Insulating materials.
4. Dielectric materials.
5. Magnetic materials.
6. Material for special purposes.

## Magnetic Materials


1. Introduction.
2. Classification.
3. Diamagnetism
4. Para magnetism.
5. ferromagnetism
6.
  - 6) Magnetisation curve
  - 7) Hysteresis
  - 8) Eddy currents
  - 9) Curie Point
  - 10) Magneto-striction.
  - 11) Soft & Hard magnetic Materials.
    - (a) Soft magnetic material
    - (b) Hard magnetic material.

## Magnets

- ① Permanent Magnet
- ② Electromagnet.  
(current induced magnetism)

## Magnetic dipoles :-

- Magnetic dipoles are found to exist in magnetic materials.
- A magnetic dipole is a small magnet composed of north & south poles instead of positive & negative charges.



- Magnetic forces are generated by moving electrically charged particles. These forces are in addition to any electrostatic forces that may already exist.
- Magnetic forces are present in distributed fields, which is represented by imaginary lines. These lines also indicate the direction of the force.

## Magnetic field :-

- Magnetic field is generated by passing current ' $I$ ' through a coil of length ' $l$ ' and number of turns ' $n$ ', then the

magnetic field strength, H (unit A/m)

$$H = \frac{nI}{l}$$

unit  $\rightarrow$  Amp/meter

$$\delta H = \frac{1}{4\pi n^2} i \delta l \times \hat{r}$$

Magnetic flux Density :-

$$B = \frac{\phi}{A}$$

unit - wb/m<sup>2</sup>

(or) Tesla.

$$B = \mu H$$

$\mu \rightarrow$  permeability

$\hookrightarrow$  It is ~~the~~ a specific property

of the medium.

unit  $\rightarrow \frac{\text{wb}}{\text{A}\cdot\text{m}}$  (or) Henry/meter.

• Relative magnetic permeability,

$$\mu_r = \frac{\mu}{\mu_0}$$

$$\Rightarrow \mu = \mu_r \mu_0$$

$\mu_0 \rightarrow$  magnetic permeability of vacuum.

$\mu_r \rightarrow$

## Magnetic Susceptibility :-

How much a material will become magnetized in an applied magnetic field.

$$\text{Susceptibility} = (\chi) = \frac{M}{H} \quad ; \quad B = \mu_0 H + \mu_0 M$$

$$= \mu_0 \chi H$$

## Types of Magnetism :-

$$\chi_m = \mu_r - 1$$

- A material is magnetically characterized based on the way it can be magnetized.
- This depends on the material's magnetic susceptibility.

There are 3 basic magnetisms,

- ① Dia-magnetism
- ② Para-magnetism
- ③ Ferro-magnetism

## Dia-magnetism :-

- Very weak; exists only in presence of an external field, non-permanent.
- The induced magnetic moment is very small and the magnetisation (M) direction is

1) Design of a 3-bit Binary to Gray code converter.

Design :-

<del>B<sub>3</sub></del>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	<del>G<sub>3</sub></del>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>
0	0	0	0	0	0	0	0
	0	0	1	0	0	0	1
	0	1	0	0	1	0	1
	0	1	1	0	1	1	0
	1	0	0	1	1	0	0
	1	0	1	1	1	0	0
		1	0	1	0	1	1
		1	1	1	0	1	0

$$G_3 = B_2$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

## Design of a 3-bit Gray-to-Binary code converter :-


converter :-

→ The i/p is a 4-bit gray code & o/p is a 4-bit binary.

→ There are 16 possible combinations of 4-bit gray input and all of them are valid.

<u>Gray</u>				<u>Binary</u>		
$G_3$	$G_2$	$G_1$		$B_3$	$B_2$	$B_1$
0	⊕ 0	⊕ 0	→	0	0	0
0	⊕ 0	1	→	0	0	1
0	⊕ 1	0	→	0	1	1
0	⊕ 1	1	→	0	1	0
1	⊕ 0	⊕ 0	→	1	1	1
1	⊕ 0	⊕ 1	→	1	1	0
1	⊕ 1	0	→	1	0	0
1	⊕ 1	1	→	1	0	1

### 4-bit gray - Binary



$$B_3 = G_3$$

$$B_2 = G_3 \oplus G_2$$

$$B_1 = G_3 \oplus G_2 \oplus G_1$$

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$




- 1) Design of 4 bit Binary to Gray.
- 2) Design of 4 bit Gray to Binary.
- 3) Design of 4 bit binary to Ex-3.
- 4) Design of 4 bit Ex-3 to binary.

### Encoder :-

An encoder is a device whose inputs are decimal digits or alphabetic characters, and whose outputs are the coded representation of those inputs.

- Combinational logic circuit that performs the 'reverse' operation of the decoder.
- The opposite of decoding process is called encoding.



## Octal to Binary Encoder:-

→ This is a 8:3 line encoder. It accepts 8 input lines and produces a 3-bit output code.

Truth Table

<u>Octal Digits</u>	<u>Binary</u>		
	<u>A<sub>2</sub></u>	<u>A<sub>1</sub></u>	<u>A<sub>0</sub></u>
D <sub>0</sub>	0	0	0
D <sub>1</sub>	0	0	1
D <sub>2</sub>	0	1	0
D <sub>3</sub>	0	1	1
D <sub>4</sub>	1	0	0
D <sub>5</sub>	1	0	1
D <sub>6</sub>	1	1	0
D <sub>7</sub>	1	1	1

Logic Diagram

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7$$

## Decimal to BCD Encoder :-

<u>Decimal i/p</u>	<u>Binary</u>			
	A	B	C	D
D <sub>0</sub>	0	0	0	0
D <sub>1</sub>	0	0	0	1
D <sub>2</sub>	0	0	1	0
D <sub>3</sub>	0	0	1	1
D <sub>4</sub>	0	1	0	0
D <sub>5</sub>	0	1	0	1
D <sub>6</sub>	0	1	1	0
D <sub>7</sub>	0	1	1	1
D <sub>8</sub>	1	0	0	0
D <sub>9</sub>	1	0	0	1

Truth Table


$$A = D_8 + D_7, \quad B = D_4 + D_5 + D_6 + D_7$$

$$C = D_2 + D_3 + D_6 + D_7, \quad D = D_1 + D_3 + D_5 + D_7 + D_9$$

→ There is no explicit input for a decimal 0. The BCD output is 0000 when the decimal inputs 1-9 are all '0'.

## Decoder :-

A decoder is a digital circuit that converts an  $N$ -bit binary i/p code into  $M$ -o/p lines such that only one o/p line is activated for each one of the possible combinations.



- ① 2:4 line decoder
- ② 3:8 line decoder
- ① 2:4

A	B	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \bar{A}\bar{B}, D_1 = \bar{A}B, D_2 = A\bar{B}, D_3 = AB$$


③ 3:8 Decoder :-

<u>i/p's</u>			<u>o/p's</u>							
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Logic Design

Comparator :-

A comparator is a logic circuit used to compare the magnitude of two binary number.



A <sub>0</sub>	B <sub>0</sub>	L	E	G
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

## 2 bit magnitude Comparator :-

Let the two 2-bit numbers be  $A = A_1 A_0$

and  $B = B_1 B_0$

①

<u>A</u>		<u>B</u>		<u>L</u>	<u>E</u>	<u>G</u>
$A_1$	$A_0$	$B_1$	$B_0$			
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			

$$A > B \rightarrow G = A\bar{B}$$

$$A < B \rightarrow L = \bar{A}B$$

$$A = B \rightarrow E = A \oplus B$$

## 2-bit Magnitude Comparator :-

Let the 2 bit numbers  $A = A_1 A_0$  and

$B = B_1 B_0$

1.  $A_1 = 1$  and  $B_1 = 0$ , then  $A > B$  or

2. If  $A_1$  and  $B_1$  coincide and  $A_0 = 1$  and  $B_0 = 0$ ,

then  $A > B$ . So the logic expression for


$$A > B \text{ is } G = A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$

1. If  $A_1 = 0$  and  $B_1 = 1$ , then  $A < B$  or
2. If  $A_1$  and  $B_1$  are equal and  $A_0 = 0$  and  $B_0 = 1$ , then  $A < B$  is

$$A < B : L = \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$

1. If  $A_1$  and  $B_1$  coincide and if  $A_0 \neq B_0$  coincide then  $A = B$ . So the expression for  $A = B$ ;  $E = (A_1 \odot B_1) (A_0 \odot B_0)$ .

### Sequential circuit



Block diagram of sequential circuit

The output of the sequential circuit depends on not only the present  $i/p$  but also the past  $i/p$  &  $o/p$  of the system.

$\Rightarrow$  e.g. - counter, shift registers

## Combinational ckt

① In combinational ckt, the output variables at any instant of are dependent only on the present i/p variables.

② memory unit is not required in combinational circuit.

③ Combinational ckt are faster in response because the delay b/w the i/p & o/p is due to propagation delay of gates only.

④ combinational ckt are easy to design.

## Sequential circuit

① In sequential ckt, the o/p variables at any instant of time are dependent not only on the present i/p variables, but also on the past history of the system.

② Memory unit is required to store the past history of the input variables in sequential circuit.

③ Sequential ckt are slower than combinational ckt.

④ Sequential ckt are comparatively harder to design.



Classification of Sequential circuits :-

- (1) Synchronous sequential circuit
- (2) Asynchronous " "

Synchronous Seq. ckt :-

The seq. ckt which are controlled by a clock are called synchronous sequential ckt. These ckt will be active only when clock signal is present.

Asynchronous Sequential ckt :-

The seq. ckt which are not controlled by a clock are called asynchronous sequential ckt.

(1) latches (2) flip-flops.

- (a) SR
- (b) D

- (a) SR
- (b) JK
- (c) D
- (d) T.

## Flip flop :-

→ flip-flop are the basic building block of the sequential circuit.

→ A flip flop i/p has to pulsed momentarily to cause a change in the flip-flop o/p. and the o/p will remain in that new state even after the i/p pulse has been removed. This is the flip flop's memory characteristics.

1 by a  
1 ckt.  
clock


trolled  
sequenti

→ flip-flop acts as a storage device.

It stores '1' when 'Q' o/p is 1;

stores '0' when Q o/p is 0.

→ flip-flops are the fundamental components of shift registers & counters.



→ A flip flop can have one or more i/p's. The i/p signals which command the flip flop to change state are called excitation.

→ A flip flop has two outputs, labelled  $Q$  &  $\bar{Q}$ .

$Q$  → normal o/p.

$\bar{Q}$  → Inverted o/p.

→ The state of the flip-flop always refers to the state of the normal o/p ( $Q$ ).


⇒ When  $Q=1$ , The ff is said to be in "high" state or logic 1 state or SET state.

⇒ When  $Q=0$ , The ff is said to be in LOW state or logic 0 state or RESET state (or) CLEAR state.

## Latches :-

→ It has no clock pulse.

### (i) SR Latch :-



→ It can be constructed using either two cross coupled NAND gates or NOR gates.

→ using NOR gates, an active high SR Latch can be constructed.

→ using two NAND gates an active LOW SR Latch can be constructed.


→ The name of the latch, SR (Set-Reset).

S	R	Q	$\bar{Q}$
0	0	previous state. (no-change in state)	
0	1	0	1
1	0	1	0
1	1	Indetermined or Invalid.	

→ SR Latch is also ~~also~~ called (SET-CLEAR) latch.


→ In more complex flip-flops, called gated latches, the changes of state does not take place immediately after the application of the inputs.

The NAND gate (S-R Latch) (Active: low S-R Latch):



S	R	$Q_n$	$\bar{Q}_n$
0	0	Indetermined	
0	1	Set	
1	0	Reset	
1	1	No change	

$\bar{S}$ - $\bar{R}$  latch (active high NAND Latch):



Gated Latches (clocked flip flops):

asynchronous latches. - The o/p can change state any time. as i/p conditions are changed.


→ A gated S-R latch requires an Enable (EN) i/p. It's S & R i/ps will control the states of the flip flop only when the enable is High.

→ When, the enable is LOW, the i/ps become ineffective and no changes of state can take place.


→ The enable i/p. may be clock.

So a gated S-R latch is also called a clocked S-R latch or Synchronous S-R Latch.

→ This types of flip-flops are respond to the changes in inputs only, as long as the clock is HIGH, these types of flip-flops are also called level triggered flip-flops.



NAND	A	B
1	0	0
1	0	1
1	1	0
0	1	1




Truth Table :-

$E_n$	S	R	$Q_n$	$Q_{n+1}$	State
1	0	0	0	0	No change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	Invalid
1	1	1	1	X	
0	X	X	0	0	No change
0	X	X	1	1	

JK - flip flop :-

→ JK flip flop is called a universal flip flop because the flip flop like T-ff, D-ff, SR-flip flop can be derived from it.



steering gates      latch

### Truth Table

clock	J	K	$Q_{n+1}$
0	X	X	$Q_n$
1	0	0	$Q_n \rightarrow$ Hold.
1	0	1	$0 \rightarrow$ Reset
1	1	0	$1 \rightarrow$ Set
1	1	1	$\bar{Q}_n \rightarrow$ Toggle State

}  $\rightarrow$  Race Around Condition

### characteristics table


J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n \rightarrow$  characteristics Equation.

Jip flop  
SR-flop



## Master-slave JK Flip-flop :-



1. State the necessity of clock and give the concept of level clocking and Edge triggering.

→ clock helps to synchronise the ~~input~~ <sup>Sequential</sup> and ~~output~~ circuit to get a single external signal.


→ It prevents undesired chos in the output.

## master-slave flip flops :-


→ master-slave (or) pulse triggered flip flop contains two flip flops

→ Racing is a uncontrolled phenomenon.

→ Toggling is a controlled phenomenon.




Timing diagram :-



⊗ Master slave flip flop is same as  
-ve Edge triggered flip flop.


→ Raving is due to feedback

→ We add another level.



→ master slave ff is same as -ve edge triggered <sup>edge</sup> clocked SR flip flop with preset & clear

inputs :-



present is used to set the output Q i.e. to 1.


clear is used to clear the output (Q) to

0

→

<u>clear</u>	<u>preset</u>	<u>Q</u>
0	0	no change
0	1	<u>1</u>
1	0	0
1	1	no effect

If the clear & preset is activated on -ve logic then the block diagram will be,



Application of flip flop :-

- ① used for data storage
- ② transfer of data
- ③ frequency division
- ④ counting
- ⑤ Parallel to series & series to parallel conversion

input

## Parallel Data Storage :-

→ A group of flip flop is called a register.


To store a data of N-bits, N flip flops are required.

→ Since the data is available in parallel form i.e. all bits are present at a time.

## Shift Register :-



- (1) SISO
- (2) SIPO
- (3) PISO
- (4) PIPO

SISO :- (Serial in Serial out)




4-bit Serial-in, serial out, shift right  
Shift register.

4-bit Serial In, Serial-out, Shift-left, Shift registers.




Serial-In, Parallel-Out, Shift Register; -



right

## SIPO :-

In this type of register, the data bits are entered into a register serially, but the data stored in the register is shifted out in parallel form.



4-bit Serial in, Parallel-out


## Parallel In, Serial-out (PISO) Shift register :-

In a parallel in, serial-out shift register the data bits are entered simultaneously into their respective stages on parallel lines, but the data bits are transferred out of the register serially, i.e. bit by bit basis over a single line.

When  $\text{Shift}/\overline{\text{LOAD}} = 0$ , gates  $G_2, G_4$  are enabled ~~to~~ allowing the data input to appear at the D inputs of the respective ffs, therefore data is inputted in one step.

→ The OR gates allows either the normal shifting operation or the parallel data entry depending on which AND gates are enabled by the level on the  $\text{Shift}/\overline{\text{LOAD}}$  input.

### Parallel-in, Parallel-out Shift Register:



the data their respective but the data of the register  
 allowing from one stage to another  
 from one stage to another

4-bit Parallel in - Parallel



## Counters

- ① Asynchronous counter / Ripple Counter.
- ② Synchronous Counter.

### Asynchronous Counters

1. In this type of counter FFs are connected in such a way that the output of 1<sup>st</sup> ff drives the clock for the 2<sup>nd</sup> ff, the o/p of the 2<sup>nd</sup> the clock of the third & so on.

2. All the FFs are not clocked simultaneously.

3. Design & implementation is very simple even for more number of states.

4. Main drawback of these counter is their low speed as the clock is propagated through a number of FFs before it reaches the last FF.


### Synchronous Counter

1. In this type of counter there is no connection b/w the o/p of the 1<sup>st</sup> FF and clock input of next ff & so on.

2. All the FFs are clocked simultaneously.

3. Design & implementation becomes tedious and complex as the number of states increases.

4. Since clock is applied to all the FFs simultaneously the total propagation delay is equal to the propagation delay of only one FF. Hence they are faster.



(i) UP counter :-

An up-counter is a counter which counts in the upward direction i.e.

0, 1, 2, 3 . . . . . N.

(ii) DOWN counter :-

A down-counter is a counter which counts in the downward direction, i.e.

N, N-1, N-2, N-3, . . . . . , 1, 0.

State :-

Each of the counts of the counter is called the state of the counter.

Modulus of the counter :-

The number of states through which the counter passes before returning to the starting stage is called the modulus of the counter.

→ So the modulus of the counter is equal to the total number of distinct states (count).

- (i) 2-bit counter
- (ii) 3-bit counter
- (iii) 4-bit counter.
- (iv) 5-bit counter.

(i) 2-bit counter :-

- It has 4-states, it is called mod 4 counter.
- It requires 2 ffs.
- The number of states =  $2^2 = 4$  states.
- It divides the i/p clock signal frequency by 4, therefore, it is also called a divided by 4-counter.

(ii) 3-bit counter :-

- A 3-bit counter uses 3 ffs and has  $2^3 = 8$  states.
- The number of states = 8.
- It divides the i/p clock frequency by  $2^3$  i.e 8.

Note :- In general, an  $n$ -bit counter will have  
a  $n$  ffs and  $2^n$  states, & divides the  
i/p frequency by  $2^n$ . Hence it is a divide  
by  $-2^n$  counter.

→ e.g. :- MOD-2 counter

How many ~~bits~~ ffs it require?

MOD-4 counter, mod-5, mod-10


How many ffs it require?


→ mod-2 counter & mod-5 counter can be  
combined to get a mod-10 counter.

→ mod-5 counter & a mod-4 counter can be  
combined to get a mod-20 counter.

Asynchronous Counter :-

(i) Two bit Ripple UP-COUNTER using  
-ve Edge-triggered Flip-flops.






(ii) 2-bit Ripple Down-Counter using  
-Ve edge triggered flip-flops :-


→ 2-bit down counter counts in the order .  
 0, 3, 2, 1, 0, 3, 2, 1, 0 i.e 00, 11, 10, 01, 00,  
 11 . . . . so on.

→ 2-bit ripple down-counter using negative  
 edge triggered J-K ffs .



Logic diagram:  $Q_2 Q_1, Q_2 Q_1$   
 00, 11, 10, 01, 00

Timing  
 Diagram  
 CLK



## Combinational Logic Circuits

- A digital circuit is combinational if its output is depending on inputs (i.e. the present i/p).
  - The combinational logic circuit is memory less.
  - This logic circuit deals with the method of combining basic gates to get the desired solution.
- ⇒ Elements of Combinational Logic :-

- ① Literal
- ② Product term
- ③ Sum term
- ④ Sum of products
- ⑤ Product of sum
- ⑥ Minterms
- ⑦ Maxterms
- ⑧ Canonical forms
- ⑨ Canonical sum of products
- ⑩ Canonical Product of sums
- ⑪ Sum of minterms
- ⑫ Product of maxterms

## Combinational Logic Circuits :-

- 2.1) Give the concept of combinational logic circuits.
- 2.2) Half adder circuit and verify its function using truth table.
- 2.3) Realize a Half-adder using NAND gates only and NOR gates only.
- 2.4) Full adder circuit and explain its operation with T.T
- 2.5) Realize full adder using two half adder and an OR-gate & write T.T.

2.6)

2.7) Operation of 4:1 mux & 1:4 demux.

2.8) Working of Binary - Decimal Encoder & 3x8 decoder.

2.9) Working of two bit magnitude comparator.

### Chapter-1 :-

▷ k-map for 2,3,4 variable, simplification of SOP and POS logic expression - using K-MAP.

## Digital Electronics

- Q.1) Name 4 types of number system and write their respective bases?
- 2) Find the 2's complement of  $(101011101)_2$
- 3) Design Ex-OR gate using NAND gate.
- 4) Which gates are the basic gates in write its truth table and its symbol.
- 5) Define demorgan's theorem & write its expression in 2 & 3-variable form.

- Q.2) Design ~~Half~~ Full Adder with neat logic diagram.
- 2) Design 4:1 multiplexer with neat logic diagram.
- 3) Reduce the given expression by using K-map and draw its logic diagram.

$$f(A, B) = \bar{A}\bar{B} + A\bar{B} + AB$$